Porting the Particle in Cell Code PSC to the New Intel Xeon Phi Architecture

Jeffrey Picard¹, Kai Germaschewski¹, H. Karimabadi² ¹ University of New Hampshire ² Sciber Quest, Inc

INTRODUCTION

The purpose of this project was to port the particle in cell code, PSC, to Intel's new Xeon Phi is built especially for high performance and parallel programming in mind and has 50+ cores per card. In addition the Xeon Phi has 512 bit SIMD vectors in Intel's Xeon architecture. Getting the computational kernel of PSC, which uses hardware dependent instructions, to use the 512 bit SIMD vectors provided a substantial increase in performance for this code and would likely have analogous effects on similar codes.



Replace emulation by __mm512_* intrinsics.

for (int k = 0; $k < ppsc->nr_kinds$; k++) {

dq_kind[k] = .5f * ppsc->coeff.eta * dt

* ppsc->kinds[k].q / ppsc->kinds[k].m;

Look at assembler code.

Source: LANL

kernel version	run time
scalar version:	609 ms
512-emu version:	2244 ms
512-mic version:	373 ms
forceinline:	169 ms
data layout:	139 ms
field access:	123 ms

Achieved a speed up of $5 \times$ over scalar code.

Simulation Codes

Plasma Simulation Code (PSC)

- SD and reduced spatial dimensions (1D, 2D)
- relativistic, electromagnetic
- boost frame, moving window, PMLs, collisions, ionization... modular architecture: switching from legacy Fortran particle pusher to GPU pusher can be done on the command line.

H3D Hybrid Code

- ► 3D spatial dimensions
- ions represented as particles
- electrons represented as fluid

Intel® Knights Corner Technical **Specifications**



MIC) architecture.

Current KNC deployments utilize pre-production hardware; thus, current performance does not necessarily indicate that of the commercial product.

Core Count Intel® Knights Corner (Intel® IO Bus KNC) is the first commercial product employing the Intel® Many Integrated Core (Intel®

Operating S on Card Networking Capability

NICS

PSC on GPUs – TitanDev/BlueWaters Performance

16-core AMD 6274 CPU, Nvidia Tesla M2090 / Tesla K20X

Kernel	Performance [particles/sec]
2D push & V-B current, CPU (AMD) 2D push & V-B current, GPU (M2090) 2D push & V-B current, GPU (K20X)	$egin{array}{c} 130 imes 10^6 \ 565 imes 10^6 \ 710 imes 10^6 \end{array}$

For best performance, need to use GPU and CPU simultaneously. Patch-based load balancing enables us to do that: On each node, we have 1 MPI-process that has \approx 30 patches that are processed on the GPU, and 15 MPI-processes that have 1 patch each that are processed on the remaining CPU cores.

PSC on MIC

Data layout issues

- Data layout used previously was array-of-struct. ► To be able to use SIMD instructions, need to re-arrange.
- For vectors of 4 floats, can be done easily with transpose.
- On MIC, can use gather/scatter intrinsics But this is what happens:
- ..L18
 - vgatherdps 4(%rdx,%zmm0,4), %zmm8{%k4} ..L17, %k4 # Prob 50% vgatherdps 4(%rdx,%zmm0,4), %zmm8{%k4} %#418 1∩
- A simple load/store benchmark showed improvement of 66.634 ms -> 31.934 ms when avoiding scatter/gather by changing data layout to array-of-struct-of-simd-vectors. Overall about 20% speed-up.



What does it take to model an experiment? Parameters/size physics Cost, CPU-hrs 2D: M/m=100; $\Omega_{pe}/\Omega_{ce}=2$ 1.5 x 10⁴ Basic physics of the diffusion region, role of 1024 x 2048 cells the external drive 2D: M/m=1836; $\Omega_{pe/}\Omega_{ce}=2$ Realistic influence of 6.5 x 10⁶ binary collisions, 5300 x 10000 cells realistic kinetic physics of trapping, etc 3D: M/m=300; $\Omega_{pe}/\Omega_{ce}=2$ Influence of current-9 x 10⁸ aligned instabilities 2000 x 4000x4000 cells 3D: M/m=1836; Ω_{pe/} Realistic physical 9 x 10¹⁸ Ω_{ce}=80 parameters (2x10⁵) x (4x10⁵) x (4x10⁵)

t	> 50 cores
	PCle
system	Linux-based
	IP-Addressable

#418.10 #418.10 #418.10



Range of models to meet application needs

NICS

PSC on MIC





512 \times 512 mesh, divided into $n \times n$ patches, run on 16 Intel CPU cores.

PSC on MIC

Strong Scaling





UNIVERSITY of NEW HAMPSHIRE



PSC on MIC

Single core performance



LRBni intrinsics: speed up of $3.9 \times$, that's $2.1 \times$ slower than same kernel on a CPU core.

Summary / Outlook

- Initial results of running PSC on Intel MIC look promising. Performance for particle momentum update is comparable to current GPUs (> 1 billion particles / second).
- Current deposition still needs to be ported / optimized.
- Load balancing of particle-in-cell using subdivision into many patches and using a space-filling curve to distribute the load works well and provides flexibility in adapting the code to heterogeneous architectures.
- Particle-in-cell can be accelerated by GPUs and Intel MIC significantly, but involves a lot of manual work for proper tuning.
 - Intel MIC is less effort to port (vectorize) than GPUs.
 - Debugging is easier for MIC.
 - Cannot rely on compiler, even with intrinsics still need to look at the generated assembly. Sorting is another open issue.